/[gentoo-projects]/pax-utils/elf.h
Gentoo

Diff of /pax-utils/elf.h

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

Revision 1.2 Revision 1.3
190#define EM_FR20 37 /* Fujitsu FR20 */ 190#define EM_FR20 37 /* Fujitsu FR20 */
191#define EM_RH32 38 /* TRW RH-32 */ 191#define EM_RH32 38 /* TRW RH-32 */
192#define EM_RCE 39 /* Motorola RCE */ 192#define EM_RCE 39 /* Motorola RCE */
193#define EM_ARM 40 /* ARM */ 193#define EM_ARM 40 /* ARM */
194#define EM_FAKE_ALPHA 41 /* Digital Alpha */ 194#define EM_FAKE_ALPHA 41 /* Digital Alpha */
195#define EM_SH 42 /* Renesas SH */ 195#define EM_SH 42 /* Hitachi SH */
196#define EM_SPARCV9 43 /* SPARC v9 64-bit */ 196#define EM_SPARCV9 43 /* SPARC v9 64-bit */
197#define EM_TRICORE 44 /* Siemens Tricore */ 197#define EM_TRICORE 44 /* Siemens Tricore */
198#define EM_ARC 45 /* Argonaut RISC Core */ 198#define EM_ARC 45 /* Argonaut RISC Core */
199#define EM_H8_300 46 /* Renesas H8/300 */ 199#define EM_H8_300 46 /* Hitachi H8/300 */
200#define EM_H8_300H 47 /* Renesas H8/300H */ 200#define EM_H8_300H 47 /* Hitachi H8/300H */
201#define EM_H8S 48 /* Renesas H8S */ 201#define EM_H8S 48 /* Hitachi H8S */
202#define EM_H8_500 49 /* Renesas H8/500 */ 202#define EM_H8_500 49 /* Hitachi H8/500 */
203#define EM_IA_64 50 /* Intel Merced */ 203#define EM_IA_64 50 /* Intel Merced */
204#define EM_MIPS_X 51 /* Stanford MIPS-X */ 204#define EM_MIPS_X 51 /* Stanford MIPS-X */
205#define EM_COLDFIRE 52 /* Motorola Coldfire */ 205#define EM_COLDFIRE 52 /* Motorola Coldfire */
206#define EM_68HC12 53 /* Motorola M68HC12 */ 206#define EM_68HC12 53 /* Motorola M68HC12 */
207#define EM_MMA 54 /* Fujitsu MMA Multimedia Accelerator*/ 207#define EM_MMA 54 /* Fujitsu MMA Multimedia Accelerator*/
235#define EM_AVR 83 /* Atmel AVR 8-bit microcontroller */ 235#define EM_AVR 83 /* Atmel AVR 8-bit microcontroller */
236#define EM_FR30 84 /* Fujitsu FR30 */ 236#define EM_FR30 84 /* Fujitsu FR30 */
237#define EM_D10V 85 /* Mitsubishi D10V */ 237#define EM_D10V 85 /* Mitsubishi D10V */
238#define EM_D30V 86 /* Mitsubishi D30V */ 238#define EM_D30V 86 /* Mitsubishi D30V */
239#define EM_V850 87 /* NEC v850 */ 239#define EM_V850 87 /* NEC v850 */
240#define EM_M32R 88 /* Renesas M32R */ 240#define EM_M32R 88 /* Mitsubishi M32R */
241#define EM_MN10300 89 /* Matsushita MN10300 */ 241#define EM_MN10300 89 /* Matsushita MN10300 */
242#define EM_MN10200 90 /* Matsushita MN10200 */ 242#define EM_MN10200 90 /* Matsushita MN10200 */
243#define EM_PJ 91 /* picoJava */ 243#define EM_PJ 91 /* picoJava */
244#define EM_OPENRISC 92 /* OpenRISC 32-bit embedded processor */ 244#define EM_OPENRISC 92 /* OpenRISC 32-bit embedded processor */
245#define EM_ARC_A5 93 /* ARC Cores Tangent-A5 */ 245#define EM_ARC_A5 93 /* ARC Cores Tangent-A5 */
1860#define LITUSE_ALPHA_BYTOFF 2 1860#define LITUSE_ALPHA_BYTOFF 2
1861#define LITUSE_ALPHA_JSR 3 1861#define LITUSE_ALPHA_JSR 3
1862#define LITUSE_ALPHA_TLS_GD 4 1862#define LITUSE_ALPHA_TLS_GD 4
1863#define LITUSE_ALPHA_TLS_LDM 5 1863#define LITUSE_ALPHA_TLS_LDM 5
1864 1864
1865/* Legal values for d_tag of Elf64_Dyn. */
1866#define DT_ALPHA_PLTRO 0x70000000
1867#define DT_ALPHA_NUM 1
1865 1868
1866/* PowerPC specific declarations */ 1869/* PowerPC specific declarations */
1867 1870
1868/* Values for Elf32/64_Ehdr.e_flags. */ 1871/* Values for Elf32/64_Ehdr.e_flags. */
1869#define EF_PPC_EMB 0x80000000 /* PowerPC embedded flag */ 1872#define EF_PPC_EMB 0x80000000 /* PowerPC embedded flag */
1970#define R_PPC_DIAB_SDA21_HA 182 /* like EMB_SDA21, adjusted high 16 */ 1973#define R_PPC_DIAB_SDA21_HA 182 /* like EMB_SDA21, adjusted high 16 */
1971#define R_PPC_DIAB_RELSDA_LO 183 /* like EMB_RELSDA, but lower 16 bit */ 1974#define R_PPC_DIAB_RELSDA_LO 183 /* like EMB_RELSDA, but lower 16 bit */
1972#define R_PPC_DIAB_RELSDA_HI 184 /* like EMB_RELSDA, but high 16 bit */ 1975#define R_PPC_DIAB_RELSDA_HI 184 /* like EMB_RELSDA, but high 16 bit */
1973#define R_PPC_DIAB_RELSDA_HA 185 /* like EMB_RELSDA, adjusted high 16 */ 1976#define R_PPC_DIAB_RELSDA_HA 185 /* like EMB_RELSDA, adjusted high 16 */
1974 1977
1978/* GNU relocs used in PIC code sequences. */
1979#define R_PPC_REL16 249 /* word32 (sym-.) */
1980#define R_PPC_REL16_LO 250 /* half16 (sym-.)@l */
1981#define R_PPC_REL16_HI 251 /* half16 (sym-.)@h */
1982#define R_PPC_REL16_HA 252 /* half16 (sym-.)@ha */
1983
1975/* This is a phony reloc to handle any old fashioned TOC16 references 1984/* This is a phony reloc to handle any old fashioned TOC16 references
1976 that may still be in object files. */ 1985 that may still be in object files. */
1977#define R_PPC_TOC16 255 1986#define R_PPC_TOC16 255
1978 1987
1988/* PowerPC specific values for the Dyn d_tag field. */
1989#define DT_PPC_GOT (DT_LOPROC + 0)
1990#define DT_PPC_NUM 1
1979 1991
1980/* PowerPC64 relocations defined by the ABIs */ 1992/* PowerPC64 relocations defined by the ABIs */
1981#define R_PPC64_NONE R_PPC_NONE 1993#define R_PPC64_NONE R_PPC_NONE
1982#define R_PPC64_ADDR32 R_PPC_ADDR32 /* 32bit absolute address */ 1994#define R_PPC64_ADDR32 R_PPC_ADDR32 /* 32bit absolute address */
1983#define R_PPC64_ADDR24 R_PPC_ADDR24 /* 26bit address, word aligned */ 1995#define R_PPC64_ADDR24 R_PPC_ADDR24 /* 26bit address, word aligned */

Legend:
Removed from v.1.2  
changed lines
  Added in v.1.3

  ViewVC Help
Powered by ViewVC 1.1.20