aboutsummaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Fix buffer underrun bug in the TI C30 disassembler.Nick Clifton2019-09-032-1/+9
* Fix a potential buffer overrun in the MMIX disassembler when processing a cor...Nick Clifton2019-09-032-37/+66
* Add support for the MVE VMOV instruction to the ARM assembler. This instruct...Srinath Parvathaneni2019-08-272-0/+29
* [AArch64][gas] Update MTE system register encodingsKyrylo Tkachov2019-08-222-10/+16
* Modify the ARM encoding and decoding of SQRSHRL and UQRSHLL MVE instructions.Srinath Parvathaneni2019-08-122-4/+17
* Prevent objdump from aborting when asked to disassemble an unknown type of AR...Phillipe Antoine2019-08-072-6/+19
* x86: drop stray FloatMFJan Beulich2019-08-073-14/+21
* Removes support in the ARM assembler for the unsigned variants of the VQ(R)DM...Barnaby Wilks2019-08-052-4/+9
* RISC-V: Fix minor issues with FP csr instructions.Jim Wilson2019-07-302-16/+24
* [ARC] Update disassembler opcode selectionClaudiu Zissulescu2019-07-242-1/+30
* [ARC] Update ARC opcode tableClaudiu Zissulescu2019-07-244-1461/+2256
* [AArch64] Add support for GMID_EL1 register for +memtagKyrylo Tkachov2019-07-232-1/+8
* Add Changelog entry missing from previous delta.Nick Clifton2019-07-231-0/+5
* This patch addresses the change in the June Armv8.1-M Mainline specification,...Barnaby Wilks2019-07-221-4/+0
* cpu,opcodes,gas: use %r0 and %r6 instead of %a and %ctf in eBPF disassemblerJose E. Marchesi2019-07-192-4/+8
* x86: drop stale Mem enumeratorJan Beulich2019-07-173-4/+24
* x86: make RegMem an opcode modifierJan Beulich2019-07-166-16487/+20423
* x86: fold SReg{2,3}Jan Beulich2019-07-167-23935/+13937
* cpu,opcodes,gas: fix explicit arguments to eBPF ldabs instructionsJose E. Marchesi2019-07-154-82/+47
* cpu,opcodes,gas: fix arguments to ldabs and ldind eBPF instructionsJose E. Marchesi2019-07-143-48/+53
* arm-dis.c (print_insn_coprocessor): Rename index to index_operand.Hans-Peter Nilsson2019-07-102-5/+10
* Kito's 5-part patch set to improve .insn support.Jim Wilson2019-07-052-4/+35
* [AArch64] Allow MOVPRFX to be used with FMOVRichard Sandiford2019-07-022-1/+6
* [AArch64] Add missing C_MAX_ELEM flags for SVE conversionsRichard Sandiford2019-07-022-28/+33
* [AArch64] Fix bogus MOVPRFX warning for GPR form of CPYRichard Sandiford2019-07-022-5/+5
* [gas][aarch64][SVE2] Fix pmull{t,b} requirement on SVE2-AESMatthew Malcomson2019-07-015-301/+340
* x86: drop Vec_Imm4Jan Beulich2019-07-016-9985/+9983
* x86: limit ImmExt abuseJan Beulich2019-07-013-126/+136
* x86: optimize AND/OR with twice the same registerJan Beulich2019-07-013-4/+10
* x86-64: optimize certain commutative VEX-encoded insnsJan Beulich2019-07-013-334/+371
* x86: optimize EVEX packed integer logical instructionsJan Beulich2019-07-013-8/+14
* x86: add missing pseudo ops for VPCLMULQDQ ISA extensionJan Beulich2019-07-014-1/+168
* x86: drop bogus Disp8MemShift attributesJan Beulich2019-07-013-6/+12
* x86: remove ModRM.mod decoding layer from AVX512F VMOVS{S,D}Jan Beulich2019-07-015-63/+35
* x86: drop a few dead macrosJan Beulich2019-07-012-5/+5
* i386: Check vector length for scatter/gather prefetch instructionsH.J. Lu2019-06-275-12/+132
* x86: fold AVX scalar to/from int conversion insnsJan Beulich2019-06-272-48/+15
* x86: allow VEX et al encodings in 16-bit (protected) modeJan Beulich2019-06-272-33/+42
* RISC-V: Make objdump disassembly work right for binary files.Jim Wilson2019-06-262-2/+12
* x86: correct / adjust debug printingJan Beulich2019-06-253-14/+29
* x86: drop dqa_modeJan Beulich2019-06-254-24/+15
* x86: simplify OP_I64()Jan Beulich2019-06-252-40/+8
* x86: fix (dis)assembly of certain SSE2 insns in 16-bit modeJan Beulich2019-06-254-9/+17
* x86-64: also optimize ANDQ with immediate fitting in 7 bitsJan Beulich2019-06-253-2/+7
* i386: Break i386-dis-evex.h into small filesH.J. Lu2019-06-218-3486/+3472
* i386: Check vector length for EVEX broadcast instructionsH.J. Lu2019-06-193-10/+113
* i386: Check vector length for vshufXXX/vinsertXXX/vextractXXXH.J. Lu2019-06-173-13/+135
* Updated French translation for the opcodes subdirectory.Nick Clifton2019-06-142-78/+86
* opcodes/or1k: Regenerate opcodesStafford Horne2019-06-139-273/+1195
* Add missing ChangeLog entriesPeter Bergner2019-06-121-0/+4